

Embedded Systems & IoT Design.

Unit - 1

8051 MicroController.

MicroController for an Embedded System - 8051 - Architecture - Addressing Modes - Instruction Set - Program & Data Memory - Stacks - Interrupts - Timers/Counters - Serial Ports - Programming.

① MicroController for an Embedded System.

→ Embedded μ m is a combination of hw & sw designed for specific function.

→ It is a Computer μ m which is a combination of Computer processor, Computer Memory, i/p & o/p peripheral devices that has dedicated fun^s within a larger Mechanical or electronic μ m.




Fig - General - Purpose μ P μ m.

- μ P & μ c do one & one task only.
- Only one appl^s sw is typically burned into ROM.

MicroController		
CPU	RAM	ROM
I/O	Timer	Serial COM Port

Ex - Printer. (Ex of Embedded μ m - Processor inside performs only one task - getting data & printing.)

Applications of Embedded product using μ c.

① Home.

→ Telephones, Security μ m, Computers, TVs, Cable TV tuner, VCR, Remote Controls, Videogames, Cellular phones, Sewing Machines, Camera, toys, etc.

② Office.

→ Telephones, Security μ m, fax Machines, laser printer, Color printer, Paging.


③ Auto.

→ Trip Computer, Engine Control, Air Bag, Security μ m, Transmission Control, Climate Control, Cellular phone, Keyless Entry.

→ One of the critical needs of an Embedded μ m is to decrease power consumption & space.

II) 8051 Architecture:-

- It is 8 bit μ c with 40 pins Dual Inline Package (DIP), 4K byte of on-chip ROM storage, 128 bytes of RAM storage, two 16-bit timers, one serial port & 4 ports all on single chip.
- It consists of 4 parallel 8 bit ports which are programmable as well as addressable.
- All supporting devices are connected to CPU by using 8 μ bus which consists of 8 bit data bus, 16 bit address bus & bus control signals.
- All other devices like program memory, ports, data memory, serial interface, interrupt control, timers & CPU are all interfaced together through 8 μ bus.



Functional Blocks :-

(i) CPU (Central Processing Unit)

→ It synchronizes & manages all processes that are carried out in μC .

→ It has no power to control the functioning of CPU.

→ It interprets the program stored in ROM.

→ CPU manages different types of Registers.

(ii) Interrupts:

→ It is a sub-routine call that is given by μC when some other program with high priority is requesting for acquiring the δf_m bus.

→ Interrupts delay the current process.

Types of Interrupt:-

(i) Timer 0 Overflow interrupt — TFO

(ii) Timer 1 Overflow interrupt — TFI

(iii) External h/w interrupt — INTO

(iv) External h/w interrupt — INT1

(v) Serial Com^o interrupt — RXD/TXD.

(iii) Memory.

→ It uses chip memory for storage of program which guides the μC to perform specific tasks.

→ μC also required memory for storage of data & operands for short duration.

(iv) Bus.

→ It is a group of wires which uses as a Communication channel to data transfer.

→ Two types of buses are used in 8051.

- 1) Address Bus
- 2) Data Bus.

① Address Bus.

→ It Consists of 16 bit address bus which is used for transferring data from CPU to memory.

② Data Bus.

→ It Consists of 8 bit data bus which is used for transferring data from peripherals to other peripherals.

(v) Oscillator.


→ To perform timer operation inside μc it required externally Connected on-chip oscillator.

→ 8051 uses 2 16bit Counters & Timers.

→ Oscillator is used inside μc to perform timer & Counter operⁿ.

III) Addressing Modes:

- CPU can access data in various ways - addressing modes.
- It is a way to address an operand.
- Operand means source data that is the data operating upon.
- It can be a direct address of memory (or) register names (or) any numerical data.



- Each Assembly language is split into opcode & an operand.
- Opcode → Instruction executed by CPU
- Operand → Data or memory locⁿ used to execute that instⁿ.

Types:-

- Immediate addressing Mode
- Register direct addressing mode
- Direct addressing mode
- Register indirect addressing mode &
- Indexed addressing mode.

1) Immediate Addressing Mode.

- In this Mode, source operand is Constant.
- The operand comes immediately after opcode.
- In instructions, # symbol is used for immediate data.
- This addressing mode is used to load info into any of registers including DPTR Reg which stands for Data Pointer & it points the external data memory locⁿ.

Eq. MOV A, #55H → Load 55H into A → (register)
 MOV R4, #62 → Load decimal value 62 into register R4.

2) Register Addressing Mode.


- In this Mode, the data to be operated is available inside the registers.
- Register name is used directly as source operand.
- Operation is performed within various registers of μP .



Eq. MOV A, R0 → Copy the contents of R0 into A
 MOV R2, A → Copy the contents of A into R2
 ADD A, R5 → add the contents of R5 to contents of A
 ADD A, R7 → add the contents of R7 to A
 MOV R6, A → Save accumulator in R6.

3) Direct Addressing Mode:

- In this type, address of data locⁿ (Source data) is given as an operand.
- This operⁿ is only for internal RAM & special function Registers (SFR) because it provides an address of only 8 bit.
- RAM has been assigned addresses from 00 to 7FH.



Eq: $MOV\ A, 25H \rightarrow$ Data from 25H locⁿ given to Reg A
 $MOV\ 30H, A \rightarrow$ move A reg data to 30H locⁿ.

SFR Registers (Special function Register)

→ These are special Registers tied to some special funⁿ or status of processor.

→ They might not be directly writable by normal instⁿ.


→ SFR are located immediately above 128 bytes of RAM & responsible for operⁿ of ALU, timer, serial port, parallel port & interrupt control.

→ Some SFR in 8051 are

- * Accumulator
- * B Register
- * Program status word
- * DPTR
- * Stack Pointer

4) Register Indirect Addressing Mode:-

- In this Mode, a register is used as a pointer to the data.
- If the data is inside CPU, only registers R0 & R1 are used as pointers & preceded by @ sign.
- R2-R7 Cannot be used to hold the address of an operand located in RAM.



EX

MOV A, @R0 → Move Contents of RAM locⁿ whose address is held by R0 into A.

→ Here value inside R0 is considered as an address which holds the data to be transferred to accumul^r.

MOV @R1, B → Move Contents of B into RAM locⁿ whose address is held by R1.

Advantages:-

- It access the data dynamic rather than static
- Efficient use of memory
- Flexibility in addressing
- Easy Implementation.

Limitations:-

- R0 & R1 are only registers that can be used as pointers in registers.
- R0 & R1 are 8bit wide & limited to access any info in internal RAM.

5) Indexed Addressing Mode:-

- It is widely used in accessing data elements of look-up table entries located in ROM space.
- The destination operand is always the register A.
- Either DPTR or PC can be used as index register.

EX: $MOVC\ A, @A+DPTR$

- 16 bit register DPTR & register A are added to form the address of data element stored in on-chip ROM.

- Instruction MOVC is used instead of MOV & C means Code.

$MOVC\ A, @A+PC.$

- Here Data inside PC is added with accumulator to obtain target address.

(IV) Instruction Set:-

- The instructions in 8051 can be classified into 5 groups.

- 1) Data transfer instⁿ
- 2) Arithmetic instⁿ
- 3) Logical instⁿ
- 4) Program branch instⁿ
- 5) Boolean or Bit Manipulation instⁿ.

① Data Transfer Instructions.

⑥

Mnemonic	Description	Explanation
MOV A, R _n	$A \leftarrow R_n$	Move Register to A
MOV A, Direct	$A \leftarrow (\text{addr})$	Move Direct byte to A
MOV A, @R _i	$A \leftarrow (R_i)$	Move Indirect RAM to A
MOV A, #data	$A \leftarrow \text{Data}$	Move immediate data to accumulator
MOV R _n , A	$R_n \leftarrow A$	Move accumulator to Register
MOV R _n , direct	$R_n \leftarrow (\text{addr})$	Move Direct byte to register.
MOV R _n , #data	$R_n \leftarrow \text{data}$	Move immediate data to register.
MOV direct, A	$(\text{addr}) \leftarrow A$	Move accumulator to direct byte
MOV direct, R _n	$(\text{addr}) \leftarrow R_n$	Move Register to direct byte
MOV direct, @R _i	$(\text{addr}) \leftarrow (R_i)$	Move Indirect RAM to direct byte.
MOV, @R _i , A	$(R_i) \leftarrow A$	Move accumulator to indirect RAM
MOV @R _i , direct	$(R_i) \leftarrow (\text{addr})$	Move direct byte into indirect RAM.
MOV DPTR, #data16	$\text{DPTR} \leftarrow \text{data 16}$	Load data pointer with 16bit constant.
MOVC A, @A+PC	$A \leftarrow (A+PC)$	Move Code byte relative to PC to accumulator
MOVX A, @R _i	$A \leftarrow (R_i)^\wedge$	Move External RAM
MOVX @R _i , A	$(R_i)^\wedge \leftarrow A$	Move accumulator to External RAM.

Mnemonic	Description	Operation
PUSH Direct	$(SP) \leftarrow ADDR$	Push direct byte onto stack
POP direct	$(addr) \leftarrow (SP)$	POP direct byte from stack
XCH A, R _n	$A \leftrightarrow R_n$	Exchange Register with A
XCH A, Direct	$A \leftrightarrow (addr)$	Exchange direct byte with accumulator
XCH A, @R _i	$A \leftrightarrow (R_i)$	Exchange indirect RAM with accumulator

R_n → Any of 8 registers

R_i → Either of pointing registers

addr → Address of internal RAM

↓ → Least significant Nibble

^ → External Memory loc²

() → Content of loc² inside parenthesis.

2) Arithmetic Instructions:-

Mnemonic	Description	Operation
ADD A, R _n	$A \leftarrow A + R_n$	Add Register to accum ^t
ADD A, Direct	$A \leftarrow A + (addr)$	Add Direct byte to A
ADD A, @R _i	$A \leftarrow A + (R_i)$	Add indirect RAM to A
ADD A, #data	$A \leftarrow A + data$	Add immediate data to A
ADDC A, R _n	$A \leftarrow A + R_n + C$	Add Register to A with Carry
ADDC A, @R _i	$A \leftarrow A + (R_i) + C$	Add indirect RAM to accumulator with Carry
ADDC A, #data	$A \leftarrow A + data$	Add immediate data to accumulator with Carry.

Mnemonic	Description	Operation
SUBB A, Rn	$A \leftarrow A - Rn - C$	Subtract Register from accumulator with borrow.
SUBB A, Direct	$A \leftarrow A - (\text{addr}) - C$	Subtract Direct byte from accumulator with borrow
SUBB A, @Ri	$A \leftarrow A - (Ri) - C$	Subtract indirect RAM from accumulator with borrow.
INC A	$A \leftarrow A + 1$	Increment accumulator
INC Rn	$Rn \leftarrow Rn + 1$	Increment Register
INC Direct	$(\text{addr}) \leftarrow (\text{addr}) + 1$	Increment Direct byte
INC @Ri	$(Ri) \leftarrow (Ri) + 1$	Increment indirect RAM
INC DPTR	$DPTR \leftarrow DPTR + 1$	Increment Data Pointer
DEC A	$A \leftarrow A - 1$	Decrement Accumulator
DEC Rn	$Rn \leftarrow Rn - 1$	Decrement Register
DEC Direct	$(\text{addr}) \leftarrow (\text{addr}) - 1$	Decrement Direct byte
DEC @Ri	$(Ri) \leftarrow (Ri) - 1$	Decrement indirect RAM
MUL AB	$AB \leftarrow A \times B$	Multiply A & B
DIV AB	$AB \leftarrow A / B$	Divide A by B.

Ex:

MOV A, #15

MOV R0, #13

ADD A, R0

0000 0101

0000 0011

A = 0000 1000

Ans \Rightarrow 108

3) Logical Instructions:-

Mnemonic	Description	Operation
ANL A, #data	AND immediate data to accumulator	ANL <dest-byte>, <src-byte>
ANL A, Rn	$AND(A) \leftarrow (A) \wedge (Rn)$	AND register to accumulator
ANL A, direct	$(A) \leftarrow (A) \wedge (Direct)$	AND direct byte to accumulator.
ANL A, @Ri	$(A) \leftarrow (A) \wedge (Ri)$	AND indirect RAM to accumulator
ANL Direct, #data	$(direct) \leftarrow (direct) \wedge (\#data)$	AND immediate data to direct byte.
ANL direct, A	$(direct) \leftarrow (direct) \wedge (A)$	AND accumulator to direct byte.
ORL A, #data	$(A) \leftarrow (A) \vee (\#data)$	OR immediate data to accumulator
ORL A, Rn	$(A) \leftarrow (A) \vee (Rn)$	OR Register to accumulator
ORL A, direct	$(A) \leftarrow (A) \vee (direct\ byte)$	OR Direct byte to accumulator
ORL A, @Rn	$(A) \leftarrow (A) \vee (Ri)$	OR Indirect RAM to accumulator
ORL direct, #data	$(direct\ byte) \leftarrow (direct\ byte) \vee (\#data)$	OR immediate data to direct byte
ORL direct, A	$(direct) \leftarrow (direct) \vee (A)$	OR accumulator to direct byte
XRL A, #data	$(A) \leftarrow (A) \oplus (\#data)$	Exclusive OR immediate data to accumulator.

XRL A, Rn	$(A) \leftarrow (A) \oplus (Rn)$	Exclusive OR Reg to accumulator
XRL A, direct	$(A) \leftarrow (A) \oplus$ (Direct)	Exclusive OR direct byte to accumulator
XRL A, @Rn	$(A) \leftarrow (A) \oplus (Rn)$	Exclusive OR indirect RAM to accumulator.
CLR A	$A \leftarrow 0$	Clear Accumulator
CLR bit	CLEAR P1.7 (P1.7 = 0)	Clear Bit
CPL A	$A \leftarrow \bar{A}$	Complement Accumulator
RL A	$(D_{n+1}) \leftarrow (D_n)$	Rotate Accumulator left
RLC A	$(D_{n+1}) \leftarrow (D_n)$ $(D_0) \leftarrow (cy)$ $(cy) \leftarrow (D_7)$	Rotate Accumulator left through Carry
RRA	$(D_n) \leftarrow (D_{n+1})$	Rotate Accumulator Right
RRC A	$(D_n) \leftarrow (D_{n+1})$ $(D_7) \leftarrow (cy)$ $(cy) \leftarrow D_0$	Rotate Accumulator Right through Carry
SWAP A	$(D_3-D_0) \leftrightarrow$ (D_7-D_4)	Swap Nibbles within accumulator

4) Boolean or Bit Manipulation Instⁿ:

Mnemonic	Operation	Description
CLR C	$(CY) \leftarrow 0$	Clear Carry flag
CLR bit	$(bit) \leftarrow 0$	Clear Direct bit
SETB C	$(CY) \leftarrow 1$	Set Carry flag
SETB bit	$(bit) \leftarrow 1$	Set Direct bit
ANL C, bit	$(C) \wedge (bit)$	AND direct bit to Carry flag
ANL C, /bit	$(C) \wedge (\overline{bit})$	AND Complement of direct bit to Carry
ORL C, bit	$(C) \vee (bit)$	OR direct bit to Carry flag
ORL C, /bit	$(C) \vee (\overline{bit})$	OR Complement of direct bit to Carry
MOV C, bit	$(C) \leftarrow (bit)$	Move Direct bit to Carry flag
MOV bit, C	$(bit) \leftarrow (C)$	Move Carry flag to direct bit

5) Branch Instructions:-

→ It is used to change the sequence of instⁿ execution which controls the flow of program logic.

→ There are 3 types of branching inst^s.

- (i) Jump Instructions
- (ii) Call Instructions
- (iii) Return Instructions.

(i) CALL Instructions

→ It is used to call a subroutine.
→ Subroutines are often used to perform tasks that need to be performed frequently.

* 2 types of CALL Inst^s.

- (i) LCALL (long call)
- (ii) ACALL (Absolute Call)

ACALL addr11 → Absolute Subroutine Call

LCALL addr16 → long Subroutine Call.

(i) ACALL → Absolute CALL.

→ 11 bits are used for target Subroutine addr.

(ii) LCALL → 3 byte instruction.

↳ 1 is opcode & 2 bytes are 16bit addr.

→ LCALL is used to call subroutines located anywhere within 64K byte.

→ When a subroutine is called, PC register is pushed onto the stack, & SP is ↑ by 2.

$$(SP) \leftarrow (SP) + 2.$$

→ After finishing the execution of subroutine, RET is executed & PC is popped off the stack.

(ii) Return Instructions:

a) RET → Return from Subroutine.

→ This instⁿ is used to return from a Subroutine which is previously entered by Instⁿ LCALL (or) ACALL.

→ SP is ↓ by 2.

$$(SP) \leftarrow (SP) - 2.$$

b) RETI → Return from Interrupt.

→ This is used at end of interrupt service routine.

→ PC & SP is ↓ by 2.

$$(PC) \leftarrow (PC) - 2$$

$$(SP) \leftarrow (SP) - 2.$$

(iii) JUMP Instructions:-

→ Transfers the program sequence to the memory address given in the operand based on specified flag.

→ 2 types of JUMP instⁿ are

(i) Unconditional Jump Instⁿ → Transfers the program sequence to the described memory address.

(ii) Conditional Jump Instⁿ → Transfers the program sequence to the described memory address only if Condⁿ is satisfied.

AJMP addr₁₁ → Absolute Jump.

→ Transfers pgm executⁿ to the target address unconditionally.

Mnemonic	Operand	Description
LJMP	addr 16	Long Jump
SJMP	rel	Short Jump
JMP	@A+DPTR	Jump indirect relative to DPTR.
JZ	rel	Jump if accumulator is zero.
JNZ	rel	Jump if accumu ² is $\neq 0$
JC	rel	Jump if Carry flag is Set
JNC	rel	Jump if Carry flag is not set
JB	bit, rel	Jump if Direct bit is set.
CJNE	A, direct, rel	Compare direct byte to A & Jump if not equal.
CJNE	Rn, #data, rel	Compare immediate to register & jump if not equal.
DJNZ	Rn, rel	↓ register & Jump if not zero
DJNZ	direct, rel	↓ direct byte & Jump if not zero

V) Program & Data Memory:

(i) Program Memory (ROM):

- 8 bit μ c by Intel has 4KB of internal ROM.
- 8052 Series - 8KB of internal ROM in form of flash memory & provides an option of reprogramming the memory.





Fig - 8051 program memory in μ c.

→ When External Access ($\overline{EA} = 1$) is high, CPU first fetches inst^s from 4KB of internal (on-chip) ROM in address range of 0000H to 0FFFH.



→ Fig - Internal & External program memory with 8051.

→ When all inst^s are fetch only from an external pgm memory, then EA pin must be connected to GND (EA = 0) & memory addresses will be from 0000H to FFFFH.




Fig - Using only External Pgm memory with 8051.


(ii) Data Memory (RAM) :-

→ Stores temporary data & intermediate results are used during normal oper^s of μ C.
 → Original Intel 8051 μ C → had 128B of internal RAM.

Internal Data Memory :-

↳ 128 bytes of RAM & assigned address 00 to FFH.

- (i) Register Banks
- (ii) Bit-addressable RAM
- (iii) General purpose RAM



← RAM alloc^d in 8051.

8051 Register Banks

→ In 128B of RAM (from 00H to 7FH), first 32B (i.e) memory from address 00H to 1FH consists of 32 working registers. that are organized as 4 banks with 8 registers in each Bank.




Fig - 8051 Register Banks.

→ 8051 μ c is powered up with Register Bank 0.
 → Based on possible Combr of bits R51 & R50 of PSW, register bank is changed accordingly.

R51 (PSW.4)	R50 (PSW.3)	Register Bank	Address
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH

Fig - PSW bits bank Sel.

VI) Stacks:-

- It is a section of internal RAM used by CPU to store the info temporarily.
- This info could be data or address.

Stack Pointer (SP):-

→ The register used to access the stack is called stack pointer (SP).

→ SP is a small register used to point the stack. When push operⁿ is performed then SP gets increased.





Fig - Stack Memory Allocⁿ in 8051.

- SP in 8051 is 8 bit wide & can take a value of 00H to FFH.
- When 8051 is initialized, SP register contains the value 07H.
- This means RAM locⁿ 08H is the first locⁿ used for stack.

PUSH & POP operⁿ :-

→ Storing operⁿ of CPU register in stack is known as PUSH & getting contents from stack back into CPU register called POP.



1) PUSH operation :-

- SP points to last used locⁿ of stack.
- When PUSH is executed, contents of register are saved on the stack & SP is ↑ by 1.
- To push the registers onto stack, we use RAM address.

2) POP operation.

- Popping the contents of stack back into given register is opposite to process of pushing.
- With every pop operⁿ, top byte of stack is copied to register specified by instⁿ & SP is ↓ by once.

Other Instructions.

- Other Instⁿ of 8081 that affect the stack & SP are ACALL, LCALL, RET & RETI.
- CPU also use the stack to save the address of an instⁿ just below CALL instⁿ.

VII) 8051 Interrupts.

→ An interrupt is an external or internal event that interrupts the μc to inform that a device needs its service.

Interrupts:-

- Whenever any device needs its service, then device notifies the μc by sending it an interrupt signal.
- After receiving interrupt signal, μc interrupts whatever it is doing.
- The μc associated with interrupt is called interrupt service routine (ISR).
- ISR is a sub-routine calls which is given to μc .
- Interrupts provide a method to postpone or delay the current process, thereby perform a sub-routine task & then restart the μc again.

Polling:-

→ Polling can monitor the status of several devices & sense each of them as certain Cond^n are met.

ISR:-

→ Group of memory loc^s which set separately to hold the address of ISR is called ISR Interrupt Vector Table.

Interrupt	ROM loc ⁿ / Interrupt Vector address	Pin	Flag clearing
Reset	0000H	9	Auto
External h/w interrupt 0	0003H	P3.2(12)	Auto
Timer 0 interrupt	000BH		Auto
External h/w interrupt 1	0013H	P3.2(13)	Auto
Timer 1 interrupt	001BH		Auto

Steps in Executing Interrupt:-

- It finishes the instⁿ which is executing & saves the address of next (PC) on stack
- saves the current status of all interrupts internally.
- It jumps to fixed locⁿ in memory which is called interrupt vector table.
- μ c gets address of ISR from Interrupt vector table.
- Interrupt service subroutine is executed until it reaches the last instⁿ of subroutine which is RETI.
- After ~~of~~ executing RETI instⁿ, then μ c returns to place where it gets interrupted.

Types Of Interrupts:-

- (i) Reset
- (ii) Internal Interrupt
- (iii) External hw Interrupt
- (iv) Serial Interrupt.

Enabling & Disabling an Interrupt :-

Bit	6	5	4	3	2	1	0
EA	-	ET2	ES	ET1	EX1	ET0	EX0

EA	IE.7	It disables all interrupts. EA=0 → No interrupt is acknowledged.
-	IE.6	Reserved for future use
ET2	IE.5	Enables or disables timer 2 overflow interrupt
ES	IE.4	Enables (ES=1) or Disables (ES=0) the Serial port interrupt.
ET1	IE.3	Enables (ET1=1) or disables (ET1=0) timer 1 overflow interrupt.
EX1	IE.2	Enables (EX1=1) or disables (EX1=0) external interrupt 1.
ET0	IE.1	Enables (ET0=1) or disables (ET0=0) Timer 0 overflow interrupt.
EX0	IE.0	Enables (EX0=1) or disables (EX0=0) external interrupt 0

VIII) Timers:-


→ Timers are used to generate time delay or as event counters to count events happening outside the μc .

→ Both Timer 0 & Timer 1 are 16 bit wide.


→ Each 16 bit timer is accessed as 2 separate registers of low byte & high byte.

→ low byte register → TH0 / TH1

→ High byte register → TL0 / TL1.



a) Timer 0 Registers.



b) Timer 1 Registers.

Structure of TMOD Register.



→ Both timer 0 & 1 uses the same register called TMOD - used to set various timer oper² modes.

→ TMOD - 8 bit register in which lower 4 bits are for Timer 0 & upper four bits are Timer 1.



→ Lower 2 bits (M1 & M0) → Set timer Mode

→ Upper 2 bits → specify the oper².

(MSB)



(LSB)



M1	M0	Mode	Operating Mode
0	0	0	13-bit timer mode
0	1	1	16 bit timer mode
1	0	2	8 bit auto reload
1	1	3	split timer Mode.


(i) Mode Bit-1 (M1) & Mode bit-0 (M0).

Mode 0 - 13 bit timer
 Mode 1 - 16 bit timer
 Mode 2 - 8 bit timer.

(ii) C/T (clock / Timer)

C/T = 0 → Used as timer
 C/T = 1 → Used as Counter

(iii) Clock Source for Timer.



→ frequency of Timer is always $\frac{1}{12}^{\text{th}}$ the frequency of crystal attached to 8051.

(iv) GATE

a) GATE = 0 → Software is used.

→ SETB inst² starts & stopped by CLR inst².


b) GATE = 1 → h/w is used.

TCON (Timer Counter) Register:-

→ Controls timer / counter operⁿ.

→ lower 4 bits → Interrupt funⁿ

Upper 4 bits → Timer operⁿ.



BIT	SYMBOL	FUNCTION
TCON.7	TFI	Timer 1 overflow flag
TCON.6	TRI	Timer 1 run control flag
TCON.5	TFO	Timer 0 overflow flag
TCON.4	TRD	Timer 0 run control flag

Fig - TCON Register.

Bit 3: IEI

→ An external interrupt 1 edge flag is set by h/w when interrupt on INT1 pin occurred & cleared by h/w when interrupt get processed.

Bit 3: ITI

→ This bit selects external interrupt event type on INT1 pin

1 = Sets interrupt on falling edge

0 = Sets interrupt on low level.

Bit 1: IEO

→ Interrupt 0 edge flag, set by h/w when interrupt on INTO pin occurred & cleared by h/w when interrupt is processed.

Bit 0: ITO

→ 1 = Sets interrupt on falling edge

0 = " " on low level.

Counters:-

→ Timers can also be used as Counters counting events happening outside 8051.

C/T bit in TMOD Register:-

→ The C/T bit in TMOD registers decides the source of the clock for the timer.

If $C/T = 0$ → Timer gets pulses from crystal

$C/T = 1$ → Timer is used as a Counter & gets its pulse from outside 8051.

Pin	Port Pin	Funct ⁿ	Description
14	P3.4	T0	Timer/Counter 0 external i/P
15	P3.5	T1	Timer/Counter 1 external i/P

(MSB)

(LSB)

GATE	C/T	M1	MD	GATE	C/T	M1	MD
Timer 1				Timer 0			

Fig - Port 3 pins used for Timers 0 & 1.

→ Port 3 pins are used for Timers 0 & 1.

→ In case of Timer 0, $C/T = 1$, pin P3.4 provides the clock pulse & Counter counts up for each clock pulse.

→ For Timer 1, when $C/T = 1$ → Each clock pulse coming in from pin P3.5 that makes the Counter count up.

1) Counter 0 in Mode 1:-




Fig - Timer 0 with External i/p (mode 1)

→ To operate Counter 0 in mode 1,

- (i) $C/\bar{T} = 1$ → allow Counter mode operⁿ
- (ii) $M1:M0$ bits are set to 01 to select mode 1.
- (iii) When $GATE = 0$ & $TR0$ is set to 1 to start Counter
- (iv) When $GATE = 1$, Counter will run only if $TR0$ is set to 1 & logic signal on external interrupt pin INT0 is high.

2) Counter 1 in Mode 1:-




Fig - Timer 1 with External i/p (mode 1)

To operate Counter 1 in mode 1,


- (i) $C/\bar{T} = 1$ → allow Counter mode operⁿ
- (ii) $M1:M0$ bits are set to 10 to select mode 1
- (iii) When $GATE = 0$ & $TR1$ is set to 1 to start Counter
- (iv) " $GATE = 1$, Counter will run only if $TR1$ is set 1 & logic signal on external interrupt pin INT1 is set high.

3) Counter 0 in Mode 2:

- (i) $C/\bar{T} = 1$ → allow Counter mode operⁿ
- (ii) $M1:M0$ bits are set to 10 to select mode 2.

→ When GATE = 0 & TR0 is set to 1 → to start the counter.

→ When GATE = 1 → Counter will run only if TR0 is set to 1.



C/T = 1


(iv) Counter 1 in Mode 2.

(i) C/T = 1 → allow Counter mode operation

(ii) M1:M0 bits are set to 10 to select mode 2

(iii) When GATE = 0 & TR1 is set to 1 → to start counter

(iv) When GATE = 1, Counter will run only if TR1 is set to 1.




2) TCON Register: Timer/Counter Register:-

→ TCON is a 8 bit register

→ Upper four bits are used to store the TF & TR bits of both timer 0 & timer 1.

→ Lower 4 bits → used for controlling the interrupt bits

→ TR0 & TR1 flags in TCON register are used to turn on or off the timers.




Symbol	Position	Name & Significance
TFI	TCON.7	Timer 1 overflow flag. Set by h/w on timer/counter overflow.
TRI	TCON.6	Timer 1 Run Control bit. * Set/cleared by s/w to turn timer/counter on/off.
TFO	TCON.5	Timer 0 overflow flag. * Set by hardware.
TRO	TCON.4	Timer 0 run Control bit * Set/cleared by s/w
IEI	TCON.3	Interrupt Edge flag. * Set by h/w when external interrupt edge detected.
ITI	TCON.2	Interrupt 1 Control bit * Set/cleared by s/w.
IED	TCON.1	Interrupt 0 Edge flag. * Set by h/w when External interrupt edge detected.
ITD	TCON.0	Interrupt 0 type Control bit.

Fig - TCON Register

8051 Serial Port:

→ RS 232 is a std commⁿ port for connecting the Computers & their peripheral devices to enable Serial data exchange.



Pin	Description
1	Data Carrier Detect (DCD)
2	Received Data (RXD)
3	Transmitted data (TXD)
4	Data Terminal Ready (DTR)
5	Signal ground (GND)
6	Data Set Ready (DSR)
7	Request to send (RTS)
8	Clear to send (CTS)
9	Ring Indicator (RI)

Fig - RS 232 Connector DB-9.

① RXD & TXD Pins.


→ 8051 has 2 pins that are used for transferring & receiving data serially.

→ Pin 11 → assigned to TXD
 Pin 10 → " to RXD.

MAX232

MAX 232

→ RS 232 is not TTL compatible. Hence MAX 232 chip is used to convert RS 232 voltage levels to TTL levels & vice versa.



Baud Rate in 8051:-

- Allow data transfer b/w PC & 8051 8fm without any error.
- Baud Rate of 8051 8fm matches 805 baud rate of PC.
- 8051 transfers & Receives data serially.
- 8051 divides the crystal freq by 12 in order to get machine cycle freq.
- UART circuit divides machine cycle freq of 921.6 KHz by 32 before used by timer 1.
- $\therefore 921.6 \div 32$ gives 28,800 Hz.




Fig - Baud Rate in 8051.

SBUF Register:

- It is 8 bit register used for serial comm².
- SBUF holds byte of data when it is received by 8051 RXD line.

SCON Register:

- It is 8 bit register used to program the start bit, stop bit & data bits of data framing.

SM0	SM1	SM2	REN	TB8	RB8	TI	RI
-----	-----	-----	-----	-----	-----	----	----

Symbol	Position	Significance.
SM0	SCON.7	Serial port mode control bit 0 which is set/cleared by 8fw
SM1	SCON.6	Serial port mode control bit 1 which is set/cleared by 8fw
SM2	SCON.5	Serial port mode control bit 2 used for μP comm ²
REN	SCON.4	Receiver Enable control bit. Set/cleared by 8fw to enable/disable serial data receipt
TB8	SCON.3	Transmit Bit 8. Not widely used.
RB8	SCON.2	Receive Bit 8. Not widely used
TI	SCON.1	Transmit Interrupt flag. Set by h/w & cleared by 8fw
RI	SCON.0	Receive Interrupt flag. Set by h/w & cleared by 8fw

Fig. SCON Serial port Control Register.

Unit 2

Embedded Systems

Embedded System Design Process - Model train
 Controller - ARM Processor - Instruction Set
 Preliminaries - CPU - Programming Input 2- DSP -
 Supervisor Mode - Exceptions & traps - Models
 for programs - Assembly, linking & loading -
 Compilation Techniques - Program Level Performance
 analysis.

1) Embedded S/W Design Process

- Major steps involved in Embed S/W are
- 1) Top down Design - Begin with abstract
 describe & concludes with concrete details.
 - 2) Bottom-up Design - start from small
 components to build a large S/W.




Fig. Major levels of Abstraction in design process

Top Down View:

- Start with S/W requirements & specification
- Bottom-up design info help to refine the S/W & given by dashed-line arrows.

(i) Requirements:

- Gather an informal description from the Customer known as requirements &
- Refine the requirements into specific² to begin the designing of S/W architecture.

(i) Requirements Vs Specification:

→ Requirement is a plain language description of what the user wants & expects to get.

- Requirements may be
 - * Functional or
 - * Non-functional.

Non-functional Requirements:

→ It includes

(i) Performance (Comb² of soft performance metrics such as approximate time to perform user level fu^o & hard deadlines)

(ii) Cost → (Target cost or purchase price of S/W is a consideration).

* Manufacturing Cost → Includes cost of comp & assembly

* Non-Recurring Eng → Include personnel & other costs.

(iii) Physical Size & Weight

(iv) Power Consumption. (Battery powered).

(ii) Validating Requirements :-

(2)

→ It requires understanding both (what people want & how they communicate those needs)

→ Give the customer a good idea about how s/m will be used & how user can react to it.

Simple Requirements form :-

→ Capturing a relatively small amount of info in a clear & simple format is a good start.

→ Requirement form is used as a checklist.

Name	GPS moving map
→ Purpose	
→ Inputs	
→ Outputs	
→ Functions	
→ Performance	
→ Cost	
→ Power	
→ Physical size & weight	

Specification :-

→ Serves as a contract b/w customer & architects.

→ Specⁿ is essential in creating the working s/m with minimum designer effort.

→ Specⁿ should be understandable.

Eg. → Specⁿ of GPS s/m would include several components.

→ Data Recd from GPS Satellite

→ Map data

→ User Interface

→ Operⁿ performed.

Architecture Design:-

→ Architecture is a plan for overall structure of s/m that will be used to design the components.




Fig - Block Diag for Moving Map.

→ The above diag gives an idea that helps in implementing the s/m.

→ Refine the s/m block Diag into 2

(i) one for h/w &

(ii) one for s/w

→ h/w shows one central CPU surrounded by memory & I/O devices.


→ 2 memories are chosen

frame buffer - for pixels


Separate prog/data memory - for use of CPU.

→ Architectural Descriptions must be designed to satisfy both functional & nonfunctional requirements.

→ s/w architecture is refined into h/w & s/w architectures.



a) Hardware.



b) Software.

System Integration:-

- After all components are built, they are integrated together to check whether the s/m is working or not.
- Bugs are found during this s/m integration.

Formalism of s/m Design:-

→ UML (Unified Modeling Language) is an object oriented modeling language which is designed to be useful at many levels of abstraction.

* Object Oriented Design - Design described as a no. of interacting objects rather than large monolithic block of code.

→ Use UML to model the outside world.

Object-Oriented Specifications:-



→ Allows us to closely model the real world objects.

→ Provides a basic set of primitives that can be used to describe system with particular attributes.

II) Model Train Controller:

→ The user sends messages to the train with a control box attached to the tracks.

→ Control box have familiar controls such as throttle, emergency stop button & so on.



- The train Rx its electrical power from 2 rails of track the Command Control box can send signals to the train over the tracks by modulating power supply Vtg. (4)
- The Control panel sends packet over the tracks to the Rx on train.
- The train includes analog electronics to sense the bits being rx'd & a control spm to set train motor speed & dirⁿ based on those commands.
- Each packet includes an address so that a console can control several trains on same track & packet includes Error Correction Code (ECC) to guard against rxⁿ errors.
- This is one way commⁿ spm. So model train cannot send commands back to user.

Requirements.

Name	Model Train Controller
Purpose	Control speed upto 8 model trains
Inputs	Throttle, emergency stop, train no
Outputs	Train control signals
Functions	Set engine speed based on inertia settings.
Performance	Can update train speed at least 10 times per sec.
Manufacturing Cost	\$50
Power	10W

- The Console shall be able to control upto 8 rights on single track.
- The speed of each train shall be controllable by throttle to at least 63 diff levels.
- There shall be inertia control - allow user to adjust the responsiveness of train
- There shall be emergency stop button.
- Error detection scheme - used to transmit message.

Conceptual Specifications:-

- The Conceptual specificⁿ helps us to write a detailed specifⁿ that needs to be given to s/m.
- A train control s/m turns commands into packets.




Fig. Class Diag for train Controller Commands.

① Subsystems:

- There are 2 major sub s/m
 - (i) Command unit
 - (ii) Train-board Component (Rx)




Fig - UML Collaboration diag for major sub s_{fm}.

- Console sends all message which are numbered the serial message 1..n.
- The Console needs to perform the following 3 fun^s.
 - Read the state of front panel of Command unit
 - Front message &
 - Transmit message.
- Trans Rx must also perform 3 major fun^s.
 - Receive the message
 - Interpret the message
 - Control the motor.

UML Class Diagram:-

→ UML class diagram shows the Console class using 3 classes.

- (i) Panel class → Describes the Command unit front panel which contains analog knobs & h/w to interface.
 - (ii) Formatter class → includes behavior that know how to read the panel knobs & creates bit stream.
 - (iii) Transmitter class → Interface to analog electronics to send the message along the track.
- Train makes use of 3 other classes that define its components.

- * Receiver
- * Controller
- * Motor Interface




Fig - UML class Diagram for train Controller.

- Two classes to represent analog comp.
- Detector → detects analog signals on track & converts into digital form.
 - Pulse → Turns digital commands into an analog signals.

Detailed Specification.

→ The Panel has 3 Knobs

- Train no
- Speed
- Inertia.









Fig - Classes describing analog physical objects

- The panel also has one button for emergency stop.
- When we change the train no setting, we want to reset the other controls to proper values.
- Knobs* → provide set knobs behavior that allows rest of s/m to modify knob settings.
- The following fig shows the classes for panel & motor interfaces.



→ TX → Provides a distinct behavior for every type of message that can be sent.

→ RX → Provides a read-cmd behavior to read a message

→ Send-Command → Utility funⁿ that serves as interface to transmitter.

→ operate → Performs basic actions for object.

→ Panel-active → Returns true whenever the panel values do not correspond to current values.

→ The role of formatter shows 2 changes to knob settings.

- * speed

- * inertia &

- * emergency stop.

→ The panel is called periodically by the formatter to determine whether any control settings have changed.

→ If a setting has changed for the current train, then the formatter decides to send a command, by issuing a Send-Command to TX.

→ If the train number has changed, the formatter must cause the knob settings to get reset to proper values for new train.

→ The Controller's operate behavior must execute several behaviors in order to determine nature of message.

III ARM Processors

→ Advanced RISC Machine (ARM) processor is one of CPU based RISC (Reduced Inst^o Set Computer) architecture for Computer processors.

→ ARM processor are used in music players, smart phones, wearables & other consumer e^c devices.

→ ARM inst^o are written one per line.

→ Comments begin with semicolon & continue to end of line.

→ label → gives name to memory loc^o.

```
ldr r0, [r8] ; a comment.
```

```
label add r4, r0, r1
```

Processor & Memory Org^o:-

→ ARM7 is a Von Neumann architecture machine & ARM9 - Harvard arch.

→ ARM arch supports 2 types of data
• a standard ARM word is 32 bit long &
• a word may be ÷ into 4 & 8 bytes.


→ ARM7 allows addresses to be 32 bit long & address refers to byte not a word.

→ word 0 → loc^o 0.

→ ARM processor can be configured in a word either little endian or big endian mode.

→ Big Endian → stores MSB
little Endian → stores LSB.

→ PC is ↑ by 4.



Data Operations:

- In ARM processor, arithmetic & logical operations cannot be performed directly on memory location.
- ARM is a load-store architecture in which the data operands must first be loaded into CPU & then stored to main memory to save results.

ARM Programming Model:-

- ARM has 16 general purpose registers, R0-R15
- R15 register has some capabilities as other registers but also used as Program Counter (PC)

CPSR:- (Current Program Status Register) which is used by ARM core to monitor & control internal flags.




Fig - ARM prog. model.

Instruction Set:

- Arithmetic Instⁿ
- Multiply Instⁿ
- Logical Instⁿ
- Shift & Rotate Instⁿ
- Comparison Instⁿ
- Load & Store Instⁿ

① Arithmetic Instⁿ :-

ADD	Add two 32 bit values	$R_d = R_n + N$
ADC	Add 2 32-bit with Carry	$R_d = R_n + N + \text{Carry}$
SUB	Subtract 2 32 bit values	$R_d = R_n - N$
SBC	Subtract with Carry of two 32 bit	$R_d = R_n - N - 1$
RSB	Reverse subtract of 2 32 bit	$R_d = N - R_n$
RSC	Reverse subtract with Carry of two 32 bit values.	$R_d = N - R_n - 1$

② Multiplication Instⁿ :

MLA	Multiply & Accumulate	$R_d = (R_m * R_s) + R_n$
MUL	Multiply	$R_d = R_m * R_s$

$R_s \rightarrow$ Source Register

eg \rightarrow MLA R_4, R_3, R_2, R_1 @ $R_4 = R_3 \times R_2 + R_1$.

3) Logical Instⁿ :-

AND	Logical bitwise AND of 2 32-bit	$R_d = R_n \text{ AND } N$
ORR	Logical bitwise OR of two 32-bit	$R_d = R_n \text{ OR } N$
EOR	Logical Exclusive OR of two 32-bit	$R_d = R_n \text{ EOR } N$
BIC	Logical bit clear (AND NOT)	$R_d = R_n \text{ AND NOT } N$

EQ.

AND $R_0, R_1, R_2 @ R_0 = R_1 \text{ AND } R_2$
 ORR $R_0, R_1, R_2 @ R_0 = R_1 \text{ OR } R_2$
 EOR $R_0, R_1, R_2 @ R_0 = R_1 \text{ XOR } R_2$
 BIC $R_0, R_1, R_2 @ R_0 = R_1 \text{ AND } (\text{NOT } R_2)$.

4) Shift & Rotate Instⁿ :-

LSL	Logical shift Left
LSR	Logical shift Right
ASL	Arithmetic shift Left
ASR	Arithmetic shift Right
ROR	Rotate Right
RRX	Rotate Right extended with c.

→ Shift Modifier is always applied to second source operand.

→ LSL & LSR → Left & Right logical shifts, filling LSB of operands with zeros.





Fig - LSL



5) Compare (or) Comparison Instⁿ :-

- Compare Instⁿ are used to compare or test a register with 32 bit value.
- They update CPSR flag bits, but do not affect other registers.
- After bits have been set, the instⁿ can be used to change pgm flow by using Condⁿ executⁿ

CMP	Compare	Flags set as a result of $R_n - N$
CMN	Negated Compare	Flags set as a result of $R_n + N$
TST	Bit-wise test	Flags set as a result of $R_n \text{ AND } N$
TEQ	Bit-wise negated test	Flags set as a result of $R_n \text{ EOR } N$.

- Ex.
- CMP $R_1, R_2 @ R_1 - R_2$
 - CMN $R_1, R_2 @ R_1 + R_2$
 - TST $R_1, R_2 @ R_1 \text{ AND } R_2$
 - TEQ $R_1, R_2 @ R_1 \text{ EOR } R_2$.

6) Move Instⁿ :-

- It copies the value (N) of second operand into Rd (Destⁿ register)
- N → Register or immediate value.

MOV →	Move	Move 32 bit value into Register
MVN →	Move Negated	Move NOT of 32 bit into Register

Eg. MOV R0, R1.

7) Load & Store Inst^s:-


LDR	Load
STR	Store
LDRH	Load half-word
STRH	Store half word
LDRSH	Load half-word Signed
LDRB	Load Byte
STRB	Store Byte
ADR	Set Register to address.

Ex
LDR R_a, [R_b]
STR R_a, [R_b]

Preliminaries :-

① Computer Architecture Taxonomy :-

Von Neumann Architecture.



- Computing sys consists of CPU & memory.
- A computer whose memory holds both data & instⁿ is known as Von Neumann machine.
- CPU has several internal registers that store values used internally.
- PC is a register which holds the address in memory of an instⁿ.

Harvard Architecture:-




Fig- Harvard Architecture

- It has separate memories for data & program.
- PC points the program memory, not data memory.
- Due to separⁿ of program & data memories, it provides higher performance for digital signal processing.
- Data sets that arrive continuously & periodically are called streaming data.
- Two memories with separate ports provide higher memory bandwidth.

RISC Vs CISC :-

CISC → Complex Instⁿ Set Computers

→ It provides a variety of Instⁿ that may perform very complex tasks & used a no. of diff instⁿ format of varying lengths.

→ A single instⁿ do all loading, evaluating & storing operations.

RISC → Reduced Instⁿ Set Computers.

→ It uses fewer & simpler instⁿ.

→ a simplify h/w is obtained by using an instⁿ set composed of few basic steps for loading, evaluating & storing operⁿ just like a load command will load data, store command will store the data.

Instructions Set Characteristics :-

→ Instⁿ set of computer defines the interface b/w software modules & underlying h/w.

→ Instⁿ define what the h/w will do under certain circumstances.

→ Characteristics are as follows

- Fixed Vs Variable length
- Addressing modes
- No. of operands
- Types of Operⁿ.

Word Length :-

→ Word length includes 4 bit, 8 bit, 16 bit, 32 bit & so on.

→ Length of data word, an instⁿ & an address are same.

6) Little-endian Vs Big-endian





Fig - little endian & Big endian.

→ Big endian spm stores → MSB of word at smallest memory address & LSB at largest.

VI) CPU:-

Programming i/p & o/p:-

① Input & o/p Devices:-




Fig - Structure of typical I/O device.

→ Interface b/w CPU & device internals is a set of registers.

(i) Data Registers - hold values that are treated as data by the device such as data read or written by disk.

(ii) Status Registers - Provide info about device operⁿ such as whether current transⁿ has completed.

(ii) Input & Output Primitives:

→ There are 2 methods of interfacing I/P & O/P

(i) Memory mapped I/O

(ii) I/O mapped I/O.

(i) Memory mapped I/O:-

→ In memory mapped, I/P/O devices are mapped to the memory address space of μP .

→ This means I/O devices are treated like memory locⁿ & can be accessed using same read & write instⁿ as memory.

(ii) I/O mapped I/O.

→ The I/P & O/P devices are mapped to a separate I/O address space which is different from memory address space.

→ The μP uses special instⁿ to access the I/O devices using I/O address signals which are separate from memory address signals.

(iii) Interrupts:-

- The interrupt mechanism allows devices to signal the CPU & to force execution of particular piece of code.
- When interrupt occurs, the PC changed to point to interrupt handler routine that takes care of device: writing next data, reading data & so on.




Fig - Interrupt Mechanism.


→ Above fig shows interface b/w CPU & I/O devices.

- (i) I/O device asserts interrupt request signal when it wants service from CPU
 - (ii) CPU asserts interrupt acknowledge signal when it is ready to handle I/O device request.
- I/O device logic decides when to interrupt.

Priorities & Vectors:-

- Some mechanism are followed for allowing multiple device to interrupt.
- There are 2 ways to handle multiple devices
- (1) Interrupt Priorities → allow CPU to recognize some interrupts as important as others

(ii) Interrupt Vectors allow interrupting device to specify its handler.



→ Lower numbered interrupt lines are given higher priority.

Masking:

→ The priority mechanism must ensure that lower-priority interrupt does not occur when higher-priority interrupt is being handled, then the decision process is known as masking.

Interrupt Vectors:-

→ It provides the ability to define the interrupt handler that should service a request from a device which is more flexibility.

→ Interrupt vector lines run from device to CPU.

→ CPU then uses the vector no as an index in a table stored in memory as shown in fig below.




Fig - Interrupt Vectors

Interrupt Overhead:

→ Once a device requests an interrupt, the following steps are performed.

(i) CPU:-

→ CPU checks the pending interrupts at the beginning of instⁿ to find highest-priority interrupt.

(ii) Device:-

→ The device which receives the acknowledgment sends its interrupt vector to CPU.

(iii) CPU:-

→ CPU looks up the device handler address in interrupt vector table using this vector as index.

(iv) Software:-

→ The device driver may save additional CPU state, then it performs the required operⁿ on the device which restores any saved state & execute the interrupt return instⁿ.

(v) CPU:-

→ The interrupt return instⁿ restores the PC & other automatically saved states.

Supervisor Mode:

- It is an automatic selected mode when a computer is powered on (i.e) processor enters supervisor mode on reset.
- When a program is in user mode, wants to execute a privileged task, for eg allocating more memory, it needs to make s/m call.

Mode	Privileged	Purpose.
User	No	Normal operating mode for most p/m
Fast Interrupt Request	Yes	Used to handle a high priority interrupt
Interrupt Request	Yes	Used to handle low priority interrupt
Supervisor	Yes	Used when processor is reset
Abort	Yes	Used to handle memory access violations
Undefined	Yes	Used to handle undefined or unimplemented inst ⁿ .
System	Yes	Uses same registers as user mode.

Features :-

- It handles different types of commands but mostly deals with privileged instⁿ.
- The OS selects supervisor mode for low level tasks that require complete access to s/m.

→ It can create the memory address space as well as updating them.

→ In ARM, Software Interrupt (SWI) instⁿ puts the CPU in supervisor mode.

SWI CODE-1.

→ In supervisor mode, bottom 5 bits of CPSR are all set to 1 to indicate that CPU is in supervisor mode.

Exceptions :-

→ An exception is an internally detected error.

→ It provides a way for pgm to react for an unexpected event.

- Eg.
- Resetting ARM Core
 - Failure of fetching instⁿ
 - Illegal memory access.
 - ↳ Externally generated interrupts.

Exceptions & Modes :-

Exception	Mode	Purpose.
Fast Interrupt Req	FIQ	Fast interrupt handling
Interrupt Req	IRQ	Normal interrupt handling
SWI & RESET	SVC	Protected mode for OS
Pre-fetch or data abort	ABT	Memory protect ⁿ handling
Undefined Inst ⁿ	UND	SW emulation of HW coprocessors.

- Exceptions require both prioritization & vectoring.
- It must be prioritized because single opⁿ may generate more than one exceptⁿ.
- Vectoring provides a way for the user to specify the handler for exception condⁿ.

Traps:-

- A trap is an instⁿ that generate an exception condⁿ which is also known as software interrupt.
- The entry into supervisor mode must be controlled to maintain security.
- The ARM provides SWI interrupt for software interrupts. This instⁿ causes CPU to enter into supervisor mode.

Models of Programs :-




Fig - Program flow analysis.

① Control flow Analysis:-

It determines the control structure of a p^{gm} & builds control flow graphs.


(ii) Data flow Analysis .

- It determines the flow of data values & builds Data flow graphs (DFGs)

DFG:

- DFG model translates data processing requirements into graph.
- DFG is a visual model in which oper^s on data is represented using a block & data flow is represented using arrows.
- Inward arrow - Input data
Outward arrow - Output data.
- A Data path is the data flow path from i/p to an o/p.

ex $x = a + b;$
 $y = x - c;$



Control flow graph (CDFG):-

- It constructs the model for both data oper^s & Control oper^s.
- CDFGs have 2 type of nodes
 - (i) Decision Node.
 - (ii) Data flow Node.
- Data flow Node encapsulate a complete data flow graph to represent basic block & a

decision node is used to describe all types of Control in sequential pgm.

→ The rectangular nodes in graph represent basic blocks.

→ The Diamond shape nodes represent the Conditionals.

→ Node's Condition is given by label & edges are labeled with possible outcomes of evaluating the Condⁿ.





Fig - CDF G1

Assembly, Linking & Loading:

→ The compilation process is converting an understandable human code into machine understandable code.



Compilation process in C involves 4 steps

- (i) Preprocessing
- (ii) Compiling
- (iii) Assembling
- (iv) Linking.

Assemblers

→ The assembler must translate opcodes & format the bits in each instⁿ & then translate the labels into address.

→ Labels make the assembly process more complex, but they are most imp't abstraction provided by assemblers.

(i) 1st pass → scans the code to determine the address of each label

2nd pass → assembles the instⁿ using label values computed in 1st pass.

Symbol Table

PLC	→	x2	add r0, r1, r2		
			add r3, r4, r5	x2	0x8
			cmp r0, r3	44	0x10
		44	sub r5, r6, r7		

- The symbol table is built by scanning from the 1st instⁿ to the last.
- During scanning, the current locⁿ in memory is kept in PC.
- At start of 1st pass → PC is set to program starting address & assembler points to 1st line.
- After examining the line, assembler updates PC to next locⁿ & looks at next instⁿ.
- During 2nd pass - when label name is found, label is looked up in symbol table & its value substituted into appropriate place in instⁿ.

Linking:

- A linker is a sw tool that plays a crucial role in compilⁿ process of program.
- It takes object code generated by an assembler & combines with other libraries.
- Linker operates on object files created by assembler & modifies assembled code to make necessary links b/w files.

label1	ADR 20, [21]	label2	ADR var1

	ADR a		B label3

	B label2	x	1.1
	...	y	1.1
Var1	1.1	a	1.10

External References	Entry points	External References	Entry points
a	label1	var1	label2
label2	var1	label3	x
			y
			a

Compilation Techniques

- Compilation is a process of converting the source code into object code.
 - It is done with help of compiler & an assembler.
 - The compiler checks the source code for syntactical or structural errors.
 - This assembly code is then converted into object code by using assembler.
- Compilation = Translation + optimization.
- Compilation begins with high level language code such as C or C++.




Fig - Compilation process.

→ High level language program is parsed to break it into statements & expressions.

Basic Compilation Methods

① Procedures:-

- Procedures are known as functions in C that requires a specialized code.
- The info for a call to procedure is known as a frame.
- The frames are stored in a stack to keep track of the order in which the procedures have been called.
- Procedure stacks are typically built to grow down from high addresses.
- A stack pointer (SP) defines the end of current frame while frame pointer (FP) defines the end of last frame.

② Data Structures:-

- The compiler must also translate references to data structures into references to raw memories.
- Address of an array element must be computed at run time because the array index may change.




Fig - layout of one dimensional array in memory.

→ We use pointer arith for reading $a[i]$ as $*(a+k+i)$

→ $a[]$ → array with size of $M \times N$.
 $a[i, j]$




Fig. Memory layout for 2D arrays.

Compiler Optimizations:-

→ Basic compilation techniques can generate inefficient code.

Loop Transform: Loop Optimiz: Techniques:-

→ Loop optimization is the process of trying an ~~execut~~ execution speed & reducing the overheads associated with loops.

Loop Unrolling:-

→ Loop unrolling is a loop transfⁿ technique that help to optimize the execution time of pgm.

→ It increases the pgm speed by eliminating loop control instⁿ & loop test instⁿ.

Loop fusion:

Loop fusion is combining two ~~same~~ loops in a single loop which reduces the loop overhead & also ↓ time taken to compile many loops.

Loop Distribution:

→ It is a compiler optimization tech in which a loop is broken into multiple loops over the same index range with each taking only a part of original loop body.

Loop Tiling:-

→ It breaks up a loop into a set of nested loops & each inner loop performing the operation on subset of data.




Fig - Loop Tiling

Dead Code Elimination:

→ Dead Code is the code that can never be executed.

→ It can be identified by reachability analysis.
(i) finding other statements or insts from which it can be reached.

Register allocation:

→ It is a final phase of compiler.

→ Registers are faster to access than cache memory.

Scheduling

Instruction Scheduling


- It is a process of mapping a series of inst^s into execut^s of resources.
- It decides when & where inst^s is executed.
- Rows - represent inst^s execution time slots
Col^s - represent resources that must be scheduled

Time	Resource A	Resource B
t	X	
t+1	X	X
t+2	X	
t+3		X

Before Scheduling - check the reservation table to determine whether all resources needed by inst^s are available at that time.

Inst^s Selection

- Selecting the inst^s to implement each Oper^s is a difficult task.
- Using one inst^s for one part of Pgm may affect the inst^s that can be used in adjacent code.
- One useful technique for generating code is template matching.







Fig. Code generation by template matching

Program-Level Performance Analysis

→ The technique used to analyze program execution time are helpful in analyzing properties such as power consumption...




Fig - execution time of a program.

→ Consider the above fig, the CPU pipeline & Cache act as windows into our program.

→ The pipeline & Cache influence executⁿ time, but executⁿ time is a global property of pgm.

→ It is difficult to calculate executⁿ time of pgm because

(i) The executⁿ time of pgm often varies with i/p data values because those values select diff executⁿ paths.

(ii) The Cache has a major effect on pgm performance.

Measuring Execution Speed :-

→ 3 diff types of performance measures on

(i) Average Case Execution time :-

→ This executⁿ time would expect for typical data. First, we clearly define the typical i/p.

(ii) Worst Case Execution time :-

→ This is largest time that the pgm can spend on any i/p sequence.

(iii) Best-Case Execution time :-

→ It is the shortest time that the pgm can spend on any i/p sequence.

→ It is impl in multirate real time spm.

Execution time = Program path + Instruction timing.

Unit 3

Processes & Operating Systems.


Structure of a real-time system - Task Assignment & Scheduling - Multiple tasks & Multiple processes - Multitasking systems - Pre-emptive real-time operating systems - Priority based Scheduling - Interprocess Communication System - Distributed Embedded μ m - MPSoC & Shared Memory multiprocessors - Design Example - Audio player - Engine Control Unit & Video Accelerator.

Structure of Real time system:

Real time system is a system which is used for performing specific tasks.

→ These specific tasks are mainly related to time constraints.

Structure of Embedded μ m:-



- The lower layer is embedded μ w which consists of

- The processor
- Memory Devices
- I/O Devices.

- Upper layer is the embedded s/w.
- Device drivers which are s/w written to directly control the embedded h/w & provide an Appl^o Programming Interface (API) to upper Software layers.
- Appl^o s/w is the s/w that performs the main fun^o that the s/m was built for.




Fig -
Embedded
system
Structure.

Structure of Embedded Real time s/m:-

- It includes various h/w & s/w devices.
- Following fig represents the structure of Embedded Real time- s/m.




Fig - Structure of Embedded Real-time system.

(i) Sensor:

- It is used to sense the environment periodically.
- It is used for Conversion of some physical events into e^{-c} signals.
- The sensed data from environment is processed to determine the necessary corrective actions.

(ii) Sensor Processing:

- When data is sensed from environment, it makes data ready for Computation process.
- It involves both Conditioning & other processes.

(iii) Computation:

- It is a process of Calcⁿ & operations needed for task to be completed.
- It takes data i/p from sensor & gives output to actuator of real time system.

(iv) Actuator Processing:

- It takes i/p from system & gives this to an actuator of system.
- This is basically used to make o/p compatible with environment.

(v) Actuator:

- It is reverse device of sensor.
- It is used to convert e^{-c} signals into physical events or characteristics.

ii) Task Assignment & Scheduling

Task Assignment

- It is the process of allocating specific tasks or responsibilities to individuals or teams within an organization.
- It ensures that work is distributed efficiently & effectively among team members
- It allows for better utilization of individual skills
- It helps in balancing workload & avoiding bottlenecks.
- It promotes accountability & clarity of responsibility when assigning tasks,
 - Individual skills, knowledge & expertise required
 - Availability & workload of team members
 - Deadlines & priority of tasks
 - Commⁿ & Collaboration requirements
 - Balancing workload & avoiding overburden.

Scheduling

"The time allocated b/w tasks is termed as Scheduling". Scheduler is the spw that determines which task should run next.



Pre-emptive Scheduling

- It is commonly used scheduling alg.
- Here tasks are prioritized & task with highest priority among all other tasks get CPU time.




Fig - Preemptive Scheduling

Non Preemptive Scheduling:-

→ Even if the highest priority is allocated to the task, it needs to wait until the completion of current task.

→ This task can be either slow or lower priority which can lead to longer wait.

→ Better approach is designed by combining both preemptive & non preemptive scheduling which is called time based interrupts in priority based system.

Classification of Task Scheduling Algorithms:-

In static priority algorithms, task priority does not change with a mode.

In dynamic priority algorithms, priority can change with time.

(i) Static Table-Driven approaches:

→ It performs a static analysis associated with scheduling & captures the schedules that can point out a task with which the execution must be started at run time.

(ii) Static Priority Driven Preemptive approaches:

→ These type of algorithms also use static analysis of scheduling.

→ It is a useful way of assigning priorities among various tasks in preemptive scheduling.

(iii) Dynamic planning based approaches:

→ The feasible schedules are identified dynamically.

→ It gives certain fixed time interval & a process is executed if & only if satisfies the time constraint.

(iv) Dynamic Best effort approaches:-

→ The task is aborted if its deadline is reached.

→ This approach is widely used in real time s/m.

(iii) Multiple Tasks & Multiple Processes:

→ Multiple tasking - refers to the ability to effectively carry out several tasks or processes at once.

→ It enables an embedded s/m to manage multiple tasks concurrently, as opposed to single-tasking s/m.

→ RTOS (Real time operating s/m) allows us to run several pgm concurrently which helps build complex s/m using several pgm that run concurrently.

Tasks & Processes:-

Tasks:

→ A task is a unit of executⁿ or unit of work in a s/w applⁿ.

→ Task executⁿ in an embed processor is managed by OS.




Fig - A task made of 3 subtasks.

→ Fig shows a task that consists of 3 subtasks & arrows in the task graph show data dependencies.

Process:-

- A process is a single execution of a program.
- If we run the same program two diff times, then we have 2 diff. processes.
- Each process has its own state that include both its registers as well as its memory.
- In some OS, the memory management unit is used to keep each process in separate address space.
- In lightweight RTOS, the processes run in same address space.





Fig - Compression Box.

Threads

- Processes that share the same address space are often called threads.
- The ip to the box is an uncompressed stream of bytes.
- The box emits a compressed string of bits on the op serial line based on a predefined Compress table.

(i) Variable Data Rates

- There is a need to receive & send data at different rates.
- Eg - The pgm may emit two bits for the 1st byte & then 4 bits for the 2nd byte.
- This will be reflected in structure of code.


(ii) Asynchronous Input

- Asynchronous data means it is 7th & received at variable time intervals.
- Ex → Control panel of compression box may include a Compress mode button that disables or enables Compress so that ip text is passed through unchanged when compression is disabled.

(iv) Multirate systems:-

- s/m that use different sampling rates at different stages are called Multirate s/m.
- These techniques are used to convert the given sampling rate to the desired sampling rate & to provide diff sampling rates through system.

Timing Requirements on Processes:



Periodic process released by event

- The timing requirements on a set of processes strongly influence the type of scheduling
- Scheduling policy define the timing requirements that uses to determine whether schedule is valid.
- 2 important requirements on processes
 - 1) Initiation time
 - 2) Deadline

① Initiation Time:

→ It is the time at which the process goes from the waiting to ready state which is also known as release time.

→ An aperiodic process is the process which is initiated by an event, such as an external data arriving or data computed by another process.

Deadline:

- A deadline specifies when a Computation must be finished.
- Deadline for an aperiodic process is generally measured from the initiation time.
- Deadline for a periodic process may in general occur at some time other than end of period.
- Process rate - Each process executes at its own distinct rate.
- Fig below illustrates process execution in OS with 4 CPUs.




Fig - Sequence of processes with a high initiation rate.

Jitter:

- Jitter of a task means its allowable variation in the completion of task.




Fig - Data Dependencies among processes.

- Before a process can become ready, all the processes on which it depends must complete & send their data to it.

Data Dependencies define a partial ordering on process execution.

→ In above case, P1 & P2 can execute in any order but must both complete before P3 & P3 must complete before P4.

CPU Usage Metrics:

→ Basic measure of % of CPU is utilization (U).
→ It is defined as "Ratio of CPU time that is being used for useful computations to the total available CPU time."

$$U = \frac{\text{CPU time for useful work}}{\text{Total available CPU time}}$$

→ This ratio ranges b/w 0 to 1.

→ Utilization is often expressed as a percentage.

Process state & Scheduling:

→ The work of choosing the order of running processes is known as Scheduling.

→ There are 3 basic scheduling states

- (i) Waiting
- (ii) Ready
- (iii) Executing.




Fig - Scheduling states of a process.

→ A process goes into waiting state when it needs data that it has not yet received or when it has finished all its work for current period.

→ A process goes into ready state when its required data (or) when it enters a new period.

→ A process can go into executing state only when it has all its data & it is ready to run.

Scheduling Policy:

→ It defines how processes are selected for promotion from the ready state to running state.

V) Preemptive Real time Operating Systems:

→ It executes the processes based upon timing requirements provided by s/m designer.

Two Basic Concepts:

→ Preemption as an alternative to a fu² cells as a way to control the execution.

→ Priority based scheduling as a way for the programmer to control the order in which processes run.

Preemption:-




Fig - Sequence Diagram for preemptive execution.

→ Jumping from one subroutine to another at any point is allowed in the program. (1)

→ Together with the timer, allow us to move b/w fun^s whenever necessary based on s/m timing constants.

Kernel:-

→ It is a part of OS that determines what process is running which is activated periodically by timer.

Time Quantum:-

→ The length of the timer period is known as time quantum which is smallest ↑ in that we can control CPU actively.

→ The kernel determines what process will run next & causes that process to run.

→ On the next timer interrupt, the kernel may pick the same process or another process to run.

2) Context switching

→ Set of registers that defines a process is known as its context & switching from one process register set to another is known as context switching.

3) Process Priorities

→ Kernel can simply look at the processes & their priorities, & then select the highest priority process that is ready to run.

Processes & Context

→ A process is known as in FreeRTOS.org as a task.

→ The Diag shows the appl^s tasks, the timer & all fun^s in kernel that are involved in context switch are



Fig - Seq. Diag for freeRTOS task Context Switch.

- vPreemptiveTick() → Collect Timer ticks
- SIG_OUTPUT_COMPARE1A → Responds to timer interrupt & uses portSAVE_CONTEXT() to swap out current task context
- vTaskIncrementTick() → updates time & vTaskSwitchContext chooses new task
- portRESTORE_CONTEXT() → Swaps new context.

Processes: Object Oriented Design: - UML

Active Objects:

→ UML often refers to processes as active objects
 (i) Objects that have independent threads of control.

→ The class that defines an active object is known as active class.




Fig - Active class in UML.

- Fig shows an example of UML active class.
- It has all normal characteristics of class including name, attributes & operations.
- It also provides a set of signals that can be used to communicate with the process.
- A signal is an object that is passed b/w processes for asynchronous commⁿ.




Fig - A Collaboration diagram with active & normal objects.

VI) Priority Based Scheduling

- A task can be stopped or suspended in order to allow a task of higher priority to run.
- In case of two tasks of same high priority each is given an equal time slice.

(i) Round-Robin Scheduling

- Here all processes are kept on a list & scheduled one after the other.
- It provides a chance for all processes to execute but it does not guarantee the completion time of any task.
- As no. of processes ↑, then the response time of all processes gets ↑.

(ii) Process Priorities

- The next executing process in RTOS is chosen based on process priorities.

→ Each process is assigned a priority which is an integer valued no.

Process	Priority	Execution time
P ₁	1	10
P ₂	2	20
P ₃	3	30

Fig - Process Priority table.

Rate-Monotonic Scheduling (RMS):

- The priority is decided according to the cycle time of the processes that are involved.
- The process with small job duration has assigned a highest priority.
- RMS is a static scheduling policy because it assigns fixed priorities to processes.
- RMS uses RMA (Rate Monotonic Analysis) which is summarized below.
 - All processes run periodically on single CPU
 - Context switching time is ignored
 - No Data dependencies b/w processes
 - Execution time for process is constant
 - All deadlines are at ends of their periods.

Response time:

→ It is the time at which process finishes.

Critical Instant:

→ It is defined as instant during execution at which task has largest response time.

CPU Utilization:

→ It does not allow system to use 100% of available CPU cycles. ①

$$U = \sum_{i=1}^n \frac{C_i}{T_i} \leq n(2^{1/n} - 1)$$

Where

- n → No. of processes in process set
- C_i → Computation time of process
- T_i → Time period for process to run
- U → Processor Utilization.

For n tasks, max. processor utilizⁿ is

$$U = n(2^{1/n} - 1)$$

Advantage:

- Easy to Implement
- Can meet the deadlines.
- Consist of Calculated Copy of time periods.

Drawbacks:

- Very Difficult to support aperiodic tasks
- RMA is not optimal when the under RMA. task period & deadline differ.

Earliest Deadline first (EDF) Scheduling.

- It is an optimal dynamic priority scheduling algorithm used in real time sys.
- EDF uses priorities for scheduling which assigns priority to the task according to absolute deadline.
- The task whose deadline is closest gets

PMS	FDF
→ Achieves low CPU Utilization	→ Higher CPU Utilization
→ static priority Scheduling	→ Dynamic priority Scheduling
→ Not Expensive to use in practice	→ Expensive to use in practice.
→ Shortest period process gets highest priority	→ Process closest to its deadline has highest priority.

VII) Interprocess Communication (IPC) :-

→ Process can send a Commⁿ in one of 2 ways

- 1) Blocking
- 2) Non Blocking.

→ After sending in a blocking Commⁿ, the process goes into waiting state until it receives a response.

→ Non Blocking Commⁿ allows the process to continue executⁿ after sending the Commⁿ.

→ There are 2 modes through which the processes can communicate with each other.

- (i) Shared Memory
- (ii) Message passing.

① Shared Memory Commⁿ :-

→ It is bus based spm.

→ Here CPU & I/O device is communicated through shared memory locⁿ.




Fig - Shared memory Commⁿ implemented on Bus.

- If CPU wants to send data to the device, it first writes to shared locⁿ.
- I/O device then reads the data from that locⁿ.

Message Passing:-

→ In the message passing mode, processes interact with each other through messages with assistance from the underlying OS.




Fig - Message passing Commⁿ.

→ Two processes A & B are communicating with each other through message passing.

Queues:

- A Queue is a Common form of message passing.
- The Queue uses a FIFO discipline & holds records that represent the messages.
- FreeRTOS.org 8/1m provides a set a queue funcⁿ which allows queues to be created & deleted so that 8/1m may have as many queues as necessary.




Fig - Message Queue.

Signals:

- Signal - does not pass data.
- Signal - Notifⁿ to a process indicating the occurrence of event.
- Signal is also called 8/w interrupt & it is not predictable to know its occurrence.
- Hence it is also called asynchronous event.




Fig - Use of UML Signal.

VIII) Distributed Embedded Systems:

→ In Distributed embedded s/m, several PE (Processing Elements) are connected by a n/w that allows to communicate.

→ PE may includes DSP, CPU or μ c.

(i) Network Abstractions: OSI Model:

Application	End-use interface
Presentation	Data format
Session	Applic dialog control
Transport	Connections
Network	End-to-end service
Data link	Reliable data transport
Physical	Mechanical, electrical.

Fig - OSI Model Layer.

(i) Physical layer:

→ This layer defines basic properties of interface b/w s/m which includes physical conn², electrical properties, basic fun² of electrical & physical components.

(ii) Data link layer:

→ The primary purpose of this layer is error detection & control.

(iii) Network layer:

→ This layer defines end-to-end data tr²

(iv) Transport Layer:

→ This layer defines Connection-Oriented Services which ensures that data are delivered in proper order & without errors across multiple links.

(v) Session Layer:

→ It provides mechanism for Controlling the interaction of end-user services across a n/w such as data grouping & check pointing.

(vi) Presentation Layer:

→ This layer defines data exchange formats & provides transf^e utilities to an appl^o p^gm.

(vii) App^l Layer:

→ It provides the appl^o interface b/w n/w & end-user programs.

CAN Bus (Controller Area N/w):

→ It is a vehicle bus std designed to allow μ c & devices to communicate with each other appl^o without host Computer.




Fig - CAN Interface in Embedded System

→ CAN uses bit-Serial Commⁿ & runs at (12) rates of 1Mb/s over a twisted pair conⁿ of 40m.

① Physical Layer:

→ In CAN terminology, a logical 1 on the bus is called recessive & logical 0 is dominant.




Fig. Physical & electrical Orgⁿ of CAN Bus.

→ When all nodes are TXⁿ 1s, bus is said to be in recessive state, when a node transmits a 0, the bus is in dominant state.

→ Data are sent on the n/w in packets known as data frames.

→ CAN is a synchronous bus becoz all TXⁿ must send at the same time for bus arbitration to work.

2) Data frame:

→ Starts with 1 & ends with a string of seven zeros.

→ The 1st field in the packet contains the packet destⁿ address which is known as arbitration field.

→ The destⁿ identifier is 11 bits long.

→ The trailing Remote TX Request (RTR) bit is set to 0 if the data frame is used to request data from device specified by identifier.

→ When RTR=1, the packet is used to write data to destⁿ identifier.

→ Data field is from 0 to 64 bytes.

→ Cyclic Redundancy Check (CRC) is used for error detection.

II) MPSOCs & Shared Memory Multiprocessors

MPSoc → Multiprocessor system on chip means system-on-chip with two or more CPU cores.

→ The Multiprocessor is a parallel processor with single shared memory.




Fig - Shared Memory

Shared Memory:

→ It is a memory that shares b/w 2 or more processes.

→ Each process has its own address space.

→ If any process wants to communicate with some info from its own address space to other processes then it is only possible with IPC.

Accelerators

→ Accelerator is a PE for embedded multi processors which can provide large performance ↑ for appl^s with Computational kernels that spend a great deal of time in small section of code.

→ Accelerators also provide critical speed ups for low latency I/O fun^s.

→ CPU is often called host & it communicates to the accelerator through data & control registers in accelerator.

→ CPU & accelerator may also communicate via shared memory & use synchronization mechanism to ensure that they do not destroy each other data.




Fig - CPU Accelerators in a SoC.

→ Accelerator interacts with CPU through programming model interface which does not involve direct.

→ Field-Programmable gate Arrays (FPGA) provide useful platform for custom accelerators.

→ FPGA has a fabric with both programmable logic gate & programmable interconnect, that can be configured to implement a specific funⁿ.

Accelerator Performance Analysis

→ Speedup factor depends on whether the app is single threaded or multithreaded.

(i) Whether CPU is mostly idle while the accelerator runs in single threaded case or in multi-threaded case, the CPU can do useful work in parallel with accelerator.





Fig. Single-Threaded.

→ Fig shows that data dependencies allow P2 & P3 to run independently on CPU, but P2 relies on the results of the A1 process that can be implemented by accelerator.

→ In single threaded case, CPU blocks to wait for the accelerator to return the results of its computation.

→ As a result, it does not matter whether P2 or P3 runs next on CPU.

→ Total execution time is expressed,

$$t_{\text{accel}} = t_{\text{in}} + t_{\text{acc}} + t_{\text{out}}$$

t_{acc} → Executⁿ time of the accelerator

t_{in} & t_{out} → times required for reading & writing the required variables.

→ total speedup (S) is expressed as,

$$S = n(t_{\text{cpu}} - t_{\text{accel}})$$

$$= n [t_{\text{cpu}} - (t_{\text{in}} + t_{\text{acc}} + t_{\text{out}})]$$

Scheduling & Allocation:

→ Schedule operⁿ in time which includes Comⁿ on n/w & Computations on Processing Elements (PE)

→ The scheduling of operⁿ on PE & Comⁿ b/w PEs are linked.

→ If one PE finishes its computations too late, it may interfere with another Comⁿ on the n/w as it tries to send its result to PE that needs it.

→ We must allocate Computⁿ to the PEs & determines what Comⁿ are required.

Design Example - Audio Player:

- Audio players are often called MP3 players.
- MP3 player performs 3 basic fun.
 - Audio storage
 - Audio decompression
 - User Interface.

→ In MP3 players, the following 3 layers define audio compression.

- ① Layer 1 (MP1)
 - It uses lossless compression of subbands.
- ② Layer 2 (MP2)
 - It uses more advanced masking model.
- ③ Layer 3 (MP3)
 - It performs additional processing to provide lower bit rates.

→ The various layers that support several diff. i/p sampling rates, o/p bit rates & modes such as mono, stereo etc.




Fig - MPEG Layer 1 encoder.

- Fig above gives a block Diag of layer 1 encoder.
- The main processing path includes the filter bank & quantizer/encoder.
- Filter bank splits the signal into set of 32 subbands that are equally spaced in freq domain & together covering entire freq range of audio.
- The masking model selects the scale factors which is driven by separate (FFT).
- The Mux at o/p of encoder passes along all required data.




Fig. MPEG layer 1 data frame format.




Fig - MPEG layer 1 decoder.

→ MPEG data streams are divided into frame which carries the basic MPEG data, error correction codes & additional info.

→ After disassembling the data frame, the data are unscaled & inverse quantized to produce sample streams for subband.

Requirements:-

Name	Audio Player.
Purpose	Play audio from files
Inputs	Flash memory socket, on/off
Outputs	speaker
Functions	Display list of files in flash memory, select file to play.
Performance	Sufficient to play audio files at required rate.

Specifications:-




Fig. State Diagram for file Display & sel.

→ Specific assumes that all files are in the root directory & all files are playable audio.
 → This state diag refers to sending the samples to the audio 8fm because playback & reading next data frame must be overlapped to ensure continuous oper?

System Architecture:

- The audio Controller includes 2 processors.
- (i) A 32-bit RISC processor is used to perform 8fm Control & audio decoding.
 - (ii) A 16 bit DSP is used to perform audio effects such as equaliz?




Fig - Architecture of Cirrus Audio proc. for CD/MP3 player.

- Fig shows Cirrus chip uses 2 processors: a Risc & DSP.
- Memory Controller Can be interfaced to several diff types of memory.
- Flash memory → Used for data or Code storage

DRAM - Used as a buffer to handle temporary disruptⁿ of CD data stream

→ O/P of audio interface unit is in audio format that can be used by A/D Converters
→ General purpose I/O pins can be used to decode buttons, run displays etc.

Engine Control Unit.

→ It control the operⁿ of fuel-injected engine based on several measurements taken from running engine:

Theory of operⁿ & Requirements :-




Fig - Engine Block Diagram

→ The Throttle is the Command I/P & engine measure throttle, RPM, intake air volume & other variables.

→ Engine Controller computes injection pulse width & spark.

→ This design does not compute all of required (11) by real engine.

Requirements:

Name	ECU
Purpose	Engine Controller for fuel-injected engine
Inputs	Throttle, RPM, intake air volume
Outputs	Injector pulse width, spark advance angle
Functions	RPM, intake air volume, intake manifold pressure, Compute injector pulse width
Performance	Injector pulse updated at 2ms period, spark advance angle updated at 1ms period.
Power	Powered by engine generator.

Specification:

→ Engine Controller must deals many processes
 → ΔNE & ΔT represents the change in RPM & throttle position.

Signal	Variable name	In/out	Update Period (ms)
Throttle	T	Input	2
RPM	NE	Input	2
Intake air Volume	VS	Input	25
Injector pulse width	PW	Output	2
Intake air temp	THA	Input	500

→ Controller Computes 2 o/p signals

* Injector Pulse Width

* Spark advance angle (S)

$$PW = \frac{2.5}{2NE} \times VS \times \frac{1}{10 - K_1 \Delta T}$$

$$S = K_2 \times \Delta NE - K_3 VS.$$

→ Controller applies Corrections to those initial values.

(i) As the intake air temperature ↑ during engine warm-up, then Controller reduces the inj. dur².

(ii) As throttle opens, the Controller temporarily ↑ the inj. frequency.

System Architecture:

→ Two major process are pulse-width & advance angle.

→ The Control parameters are Computed for spark plugs & injectors.

→ The Control parameters rely on changes in some of i/p signals.

→ Each change must be updated at variable sampling rate.

→ Fig below shows the state diag for throttle sensing, which saves both the Current value & change in value of throttle.




Fig - Class Diag for Engine Controller




Fig - State Diag for Throttle position Sensing

Video Accelerator:

→ A video Accelerator significantly speeds up the updating of images on a screen which makes CPU free to take care of other tasks.

→ It is mainly used

- (i) To increase the overall capabilities of video graphics.
- (ii) To provide critical speed ups for low-latency I/O fun.

Video Compression:




Fig - Block Diag of MPEG-2 Compression Alg.

→ Fig shows block Diagram for MPEG-2 video Compression Alg which is the basis for US HDTV broadcasting.

→ DCT (Discrete Cosine Transform) used in JPEG also plays a key role in MPEG-2.

→ MPEG-2 encoder also uses a feedback loop to further improve image quality.

① Motion-Based Coding.

→ Some frames are sent as modified forms of other frames using a technique known as block motion estimation.

Block Motion Estimation:

→ A block matching Algorithm is a way of locating the matching macroblocks in a sequence of digital video frames for purpose of motion estimation.

→ During encoding, the frame is divided into macro blocks which is identified from one frame in other frames using correlation.

→ The frame can then be encoded using motion vector that describes the motion of macroblock from one frame to another without tag all of pixels




Fig - Block Motion Estimation.

Requirements.

Name	Block motion Estimator.
Purpose	Perform block motion est ⁿ within PC s/m
Inputs	Macroblocks & search areas
Outputs	Motion Vectors
Functions	Compute motion vectors using full search alg.
Power	Powered by PC power supply
Size & weight	Packaged as PCI Card for PC.

Specification.

→ Defines some classes that describe basic data types in a s/m

- Motion Vector
- Macroblock
- Search area.






fig. classes describing basic data types.

Architecture:

- Accelerator will be implemented in FPGA on a Card Connected to PC's PCI Slot.
- Architecture for motion estimation accelerator is shown in fig below.
- Machine has two memories. a) Macroblock & b) Search Memories.

→ J1 has 16 Processing Elements (PEs) that is used to perform difference Calculⁿ on pair of pixels. (20)




Fig - Architecture for Motion estimⁿ accelerator.

→ The Comparator sums them up & selects the best value to find motion vector.

→ This architecture can be used to implement algorithms other than full search by changing the address genera^r & Control.

Internet of Things - Physical Design - Logical Design -
 IoT Enabling Technologies - Domain Specific IOTs - IOT
 & M2M - IOT Sfm management with NETCONF - YANG -
 IOT platform Design - Methodology - IOT Reference Model -
 Domain Model - Comm. Model - IOT Reference Architecture -
 IOT Protocols - MQTT, XMPP, Modbus, CANBUS & BACNET.

I) Internet of Things :-

→ Internet of Things (IoT) describes the n/w of physical objects which are considered as things that are embedded with sensors, software & other technologies for the purpose of connecting & exchanging data with other devices & Sfm over Internet.

Applications :-

- Homes
- Cities
- Environment
- Energy Sfm
- Retail Sfm
- Agriculture.
- Industrial
- Health & life style.

Characteristics:

- Dynamic & Self-Adopting
- Self-Configuring.
- Unique Identity
- Integrated into Eng. n/w.

II) Physical Design of IoT:

→ IoT devices which have unique identities & can perform remote sensing, actuating & monitoring capabilities.




Fig - Block Diag of IoT device.

→ IoT device which may consist of several interfaces for conn^o to other devices.

- (i) I/O interface for sensors
- (ii) Interface for Internet Connectivity
- (iii) Memory & storage interfaces
- (iv) Audio/video interfaces.

IOT Protocols:

(i) Link Layer:

→ Data link layer determine that how the data is physically sent over the physical layer.

→ Host on the same link exchange data packets over the link layer.

802.3 Ethernet:

→ IEEE 802.3 - 10BASE5 Ethernet (use Coaxial cable)

(ii) IEEE 802.11: Wi-Fi

- 802.11a - Operates 5GHz band
- 802.11b & g - 2.4 GHz band
- 802.11n - 2.4/5 GHz bands
- 802.11ac - 60GHz band.

(iii) 802.16: WiMax

- Provides data rates of 100 Mbit/s for Mobile Station.

(ii) Network Layer

- It is responsible for sending IP datagrams from source n/w to destⁿ n/w.
- This layer performs host addressing & packet routing.
 - IPv4 - use 32 bit address
 - IPv6 - use 128 bit address.

(iii) Transport Layer

- The transport layer protocol provides end-to-end message transfer capability independent of underlying n/w.
- The fun^s of transport layer are
 - (i) Error Control
 - (ii) Segmentation
 - (iii) Flow Control
 - (iv) Congestion Control.

(iv) Application Layer

- It defines how the appl^s interface with the lower layer protocols to send the data over the n/w.

- HTTP (Hypertext Transfer Protocol)
- WebSocket
- MQTT (Message Queue Telemetry Transport)
- DDS (Data Driven Service)
- XMPP (Extensible Messaging & Presence Protocol)

III) Logical Design of IOT

→ Logical Design of IOT system refers to an abstract representⁿ of entities & processes without going into low level specific of implementⁿ.

IOT Functional Blocks:-




Fig- Functional blocks of IOT.

→ The functional blocks are described as follows

(i) Device:

→ An IOT system comprises of devices that provide sensing, actuation, monitoring & control fuⁿ.

(ii) Communication:-

→ Handles Commⁿ for IOT system.

(iii) Services!

→ Services for device monitoring, device control services, data publishing services

(iv) Management :

→ These funⁿ blocks provide various funⁿ to govern IOT s/m.

(v) Security :

→ Provide funⁿ such as authentication, authorizⁿ, message & Content integrity & data security.

IOT Communication Models :

(i) Request-Response :

→ Client sends request & Server responds.

→ When the server receives a request, it decides how to respond, fetches the data, retrieves resource represⁿ, prepares the response & then sends the response to the client.

→ It is a stateless Comⁿ model & each request-response pair is independent of others.




Fig - Request Response Commⁿ models.

(ii) Publish-Subscribe :

→ It is Commⁿ model that involves publishers, brokers & consumers.

→ Publishers are the source of data & send the data to the topics which is managed by broker.

→ Once broker receives the data for a topic from publisher, it sends the data to all subscribed consumers.




Fig - Publish-Subscribe Comm² Model.

(iii) Push-Pull :-

→ Push-pull is a Comm² model in which the data producer pushes the data into the queues & consumers can pull the data from queues.

→ Queues help in decoupling the messaging b/w producers & consumers.

→ It also acts as a buffer which helps in situations when there is mismatch b/w the rate at which the producer pushes the data & rate at which the consumer pulls the data.




Fig - Push-pull Comm² model.

IV IoT Enabling Technologies:-

4

(i) Wireless Sensor Networks (WSN):-

- WSN Comprises of distributed devices with the sensors which are used to monitor the environment & physical condⁿ.
- WSN consist of no. of end-nodes & routers & a Co-ordinator.
- End nodes have several sensors attached to them.
- Each node act as a routers.
- The Co-ordinator node collates the data from all the nodes.
- Co-ordinator also act as a gateway that connects the WSN to the Internet.
- Some of WSN used in IoT are
 - (i) Weather Monitoring system
 - (ii) Air Quality Monitoring system
 - (iii) Soil Moisture Monitoring system
 - (iv) Surveillance system
 - (v) Smart Grids.

→ WSN are enabled by wireless communication protocols such as IEEE 802.15.4.

→ Zigbee can operate at 2.4 GHz frequency & offers data rates upto 250 Kb/s. & ranges from 10m to 100m.

(ii) Cloud Computing:-

→ It refers to the use of hosted services, such as data storage, servers, databases, networking & software over Internet.

→ The data is stored on physical servers which are maintained by cloud service providers.




Fig. Cloud Computing Architecture.

(ii) Big Data Analytics:-

→ Big Data is defined as Collection of dataset whose volume is so large that it is difficult to store, manage, process & analyze the data using traditional database & data processing tools.

→ The following steps are involved in big data analytics

- (i) Data cleaning
- (ii) Data Munging
- (iii) Data processing & Visualization.

→ Some of big data generated by IoT are

- 1) data generated by IoT sm such as weather monitoring stations
- 2) for location & tracking of vehicles.

(iv) Communication Protocols

- Commⁿ Protocols form the backbone of IOT s/m which enables n/w Connectivity & Coupling into applⁿ.
- It allows devices to exchange data over n/w.
- These protocols define data exchange formats, data encoding, addressing schemes for devices.
- This protocol also support sequence control that helps in ordering the packets to determine lost packets, flow control that helps in controlling the sender data rate with receiver data rate.

(v) Domain Specific IOTs




Fig - IOT based Smart home automation s/m

(i) Home Automation

(1) Smart Lighting

- Smart lighting for homes helps in saving energy by adapting the lighting to the ambient Condⁿ & switching on/off lights when needed.

→ Smart lighting uses IoT enabled sensors, bulbs or adaptors to allow users to manage their home or office lighting.

(ii) Smart Appliances

→ Managing & Controlling home appliances such as TVs, refrigerators, music system, washer/dryer etc is difficult because each appliance either having its own controls or remote controls.

Advantage:

→ Enable users to control, connect & monitor their appliances allowing to save time, energy & money.

(iii) Smoke/Gas Detectors:

→ It use an optical detection, ionization or air sampling techniques to detect smoke.

→ Alerts raised by smoke detectors can be in form of signals to fire alarm system.

→ Gas detectors can detect the presence of harmful gases such as Carbon Monoxide (CO) & Liquid Petroleum Gas (LPG).

② Smart Cities:-

(i) Smart Parking:

→ Also known as Connected parking system which is a centralized management system that allows drivers to use a smartphone app to search for & reserve a parking spot.

Features:

- (i) Remote Parking Monitoring
- (ii) Automated Guidance
- (iii) Parking Reservation Mechanism.

(ii) Smart Lighting:

→ Smart lighting spm for roads, parks & buildings can help in saving energy.

→ Smart lights equipped with sensors can communicate with other lights & exchange info on the sensed ambient condⁿ to adopt lighting.

(3) Health & Lifestyle:-

1) Health & Fitness Monitoring:

→ Wearable IoT devices allow non-invasive & continuous monitoring of physiological parameters can help in continuous health & fitness monitoring.

→ The wearable devices form a type of wireless sensor n/w called body area networks in which measurements form a no. of wearable devices.

(ii) Wearable Electronics:-

→ Wearable Electronics such as smart watches, smart glasses & wristbands that provide various fun & features to assist us in our daily activities & making us to lead a healthy lifestyles.

VI) IOT & M2M

→ A Machine to Machine Connection is a Connection b/w 2 machines without any human interaction. (ii) it allows two devices to communicate autonomously.

→ M2M devices can autonomously collect & transmit data, facilitating real-time decision making & improving ?.

M2M Architecture :-

→ M2M Consists of

- (i) M2M Area Network
- (ii) Communication n/w &
- (iii) Application Domain.




Fig - M2M system Architecture.

(i) Area Network:

→ M2M area n/w comprises of machines or nodes which have embedded n/w modules for sensing, actuation & communication.

→ Various Comm^s protocols that can be used for M2M local area n/w such as Zigbee, Bluetooth, Modbus, M-Bus, 6LoWPAN, IEEE 802.15.4 etc.

Gateways:-




Fig - Block Diag of M2M gateway.

→ M2M gateways are used to bridge one or more locally n/w devices to a wired or wireless broadband Conn^s.

→ M2M gateway acts as a proxy performing translations from/to native protocols to/from Internet Protocol (IP).

(ii) M2M Core:-

→ The Comm^s n/w can use either wired or wireless n/w while M2M area n/w use non-IP based Comm^s protocols (i) M2M nodes within one n/w cannot communicate with nodes in an external n/w.

(iii) M2M Applications:

- Smart metering
- Home automation
- Industrial automation -

IoT	M2M
→ Internet-based Connectivity	→ Direct Machine-to-Machine Communication
→ Uses the Internet & Cellular n/w	→ Uses either an Internet or non-Internet Conn ⁿ .
→ cloud based storage analytics.	→ local data processing
→ Most Scalable	→ Less Scalable.
→ Efficient resource utilization	→ Optimized resource utilization.

VIII) IoT System Management with NETCONF-YANG:-

(i) Need for IoT System Management:

- (i) Automating Configuration
- (ii) Improved reliability
- (iii) System wide Configurations
- (iv) Multiple system Configurations.

Network Configuration Protocol (NETCONF):

→ NETCONF is a n/w management protocol allowing a n/w management s/m (NMS) to deliver, modify & delete Configⁿ of network devices.

→ Standard Applⁿ programming Interfaces (API) are available on n/w devices for NMS to manage the devices using NETCONF.

→ NETCONF uses Extensible Markup Language (XML) - based data Encoding for Configⁿ data & protocol messages & uses a Simple Remote Procedure Call (RPC).

Basic Network Architecture of NETCONF :-




Fig - Network Architecture of NETCONF

→ NETCONF architecture consists of two roles: client & server.

- (i) client provides the following funⁿ:
- Manages n/w devices using NETCONF.
 - sends RPC requests to NETCONF server to query or modify one or more parameter values.
 - learns the status of managed devices.
- (ii) server maintains infoⁿ about managed devices & responds to the client-initiated requests.
- ↳ When receiving a request from a NETCONF client, the NETCONF server parses the request &

Sends a reply to the client.

② Establishing a NETCONF Session:

→ The NETCONF client & server uses the RPC mechanism to communicate with each other.

→ The client sends an RPC request to the server, & the server returns a reply to the client after processing that request.

NETCONF client



NETCONF Server




Fig - Process of Establishing a NETCONF Session.

→ A client establishes a Secure Shell (SSH) Connⁿ with a server & then establishes a NETCONF session with the server once the authentication & authorization are complete.

→ Client & Server send Hello Messages to Negotiate Capabilities.

YANG - Yet Another Next Generation:

- YANG is a data modeling language used to model Config & state data manipulated by the NETCONF protocol.
- YANG modules contain the definitions of the Config data, state data, RPC calls that can be issued to maintain the format of notifⁿ.




Fig - YANG module.

- YANG modules define the data exchanged b/w the NETCONF client & server.
- YANG is a modular language representing data structures in XML tree format.
- YANG model is integrated on the devices, which function as a servers.
- NETCONF or RESTCONF to centrally manage, configure & monitor various YANG-capable n/w devices.




Fig - N/w Management Architecture .

→ This Module Comprises of number of leaf nodes that are organized into hierarchical tree structure .

→ Leaf nodes are organized using Container or list Constructs .


→ A YANG module Can impart definitions from other modules .

→ Constraints Can be defined on data nodes eg . allowed values .

IoT Platform Design Methodology

Step 1: Purpose & Requirements of IoT Sfm.

In this step, system purpose, behavior & requirements such as data collection requirements, data analysis requirements, system management requirements, data privacy & security requirements are defined.



Step 2:

→ The use cases of IOT system are formally based on & derived from the purpose & requirement spec.

Step 3:

→ The Domain model describes the main concepts, entities & objects in the domain of IOT s/m.

→ Domain model defines the attributes of objects & relationships b/w the objects.

Step 4:

→ The information model defines the structure of all the infoⁿ in an IOT s/m.

→ It does not describe how the infoⁿ is represented or stored.

Step 5:

→ Service specifications define the services in IOT system, service types, service i/p/o/p, service endpoints.

Step 6:

→ Defines IOT level for the s/m.

Step 7:

→ This step describes the functional view which defines the funⁿ of IOT s/m grouped into various functional groups.

Step 8:

→ The various options pertaining to IOT s/m deployment & operation are defined such as service hosting options, storage options, device optns.

Step 9:

→ Defines the overall connections of all IOT devices & components in IOT platforms.

IOT Reference Architecture & Reference Model (11)

→ An Architecture & Reference Model (ARM) consists of 2 main parts

- (i) Reference Architecture
- (ii) Reference Model

→ A Reference Model is a model that describes the main conceptual entities & how they are related to each other, while reference architecture aims at describing the main functional components of a system as well as how the system works.




Fig. IOT Reference Architecture & Reference model.

IOT Reference Architecture:

→ It outlines the essential components & interactions within IOT system.

→ It provides a solid starting point for designing & implementing IOT system.

→ IOT functional view for IOT Ref. architecture is described below.

(i) Device & application functional group (FG):

→ The physical devices or sensors that collect

data from environment
→ These devices can include temperature sensors, motion detectors, cameras.

(ii) Communications Functional Group:-

→ It takes care of node-to-node (hop-to-hop) commⁿ until they reach a gateway node which forwards the message to Internet.

→ Network Functional Components (FC) is responsible for message routing & forwarding.

(iii) IoT Service Functional group.

→ IoT Service FC is a collection of service implementations which interface the related & associated resources.

(iv) Virtual Entity (VE) functional group:-

→ It contains functions that support the interactions between users & physical things through Virtual Entity Services.

(v) Process Management functional group:-

→ The process modeling FC provides the right tools for modeling a business process that utilizes IoT related services.

→ Process Execution FC contains the execution environment of process models created by FC.

(vi) Service Organization Functional Group.

→ Service Composition FC manages the descriptions & execution environment of complex services consisting of simpler dependent services.

IoT Reference Model:




Fig - IoT Reference Model.